

Compal Confidential

Model Name : P3MJ0

File Name : LA-7121P

BOM P/N:43XXXXXXXXL01(UMA)

43XXXXXXXXL02(DIS)

Compal Confidential

M/B Schematics Document

Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH


Nvidia N12P-GS/GV

2010-11-16

REV:0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/01	Deciphered Date	2010/12/31	Title	SCHEMATIC,MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019B1	A
				Date:	Tuesday, December 14, 2010	Sheet 1 of 57

P3MJ0 block diagram



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019BI
				Date	Tuesday, December 14, 2010
				Sheet	2 of 57

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGF_X_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VCCP	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resistor)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON*

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

EC SM Bus2 address

PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTMB90N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

3G & BT Config

3G SKU: 3G@
BT SKU: BT@

BOM Config

UMA Only: UMA@ /BT@/3G@
N12P-GS OPTIMUS: OPT@/GS@/X76@/BT@/3G@
N12P-GV OPTIMUS: OPT@/GV@/X76@/BT@/3G@

VRAM BOM Config

add later

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
UMA Only	UMA@
Discrete(OPTIMUS)	OPT@
VRAM	X76@
Connector	CONN@
3G	3G@
Blue Tooth	BT@
Unpop	@
N12P-GS	GS@
N12P-GV	GV@

Project ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_PID} min	V _{AD_PID} typ	V _{AD_PID} max
JM30	0	0 V	0 V	0 V
JM40	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
JM50	18K +/- 5%	0.436 V	0.503 V	0.538 V
SJM30	33K +/- 5%	0.712 V	0.819 V	0.875 V
SJM40	56K +/- 5%	1.036 V	1.185 V	1.264 V
SJM50	100K +/- 5%	1.453 V	1.650 V	1.759 V
NC	NC			
NC	NC			


USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Left Side)
		1	USB/B (Left Side)
	UHCI1	2	
		3	
		4	
		5	
		6	
EHCI2	UHCI4	8	Mini Card(WLAN)
		9	Mini Card(WWAN)
	UHCI5	10	Camera
		11	
		12	SIM Card
	UHCI6	13	Blue Tooth

Design Common

schematics pages sequence	Part count location define
CPU/PCH/CLK	1~1099
DIMM	2000~2099
dGPU	1400~1999
LVDS/CRT/HDMI/DP	2100~2199
Audio	1100~1199
LAN	1200~1299
Card Reader	1300~1399
Other IO (HDD/ODD/MINI/USB/KBD/BIOS/ Button/LED)	2400~xxxx
KBC	2200~2299
POK CKT, DC/DC	2300~2399

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C
				Document Number 4019B1
				Rev A
				Date: Tuesday, December 14, 2010 Sheet 3 of 57









eDP_COMP and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

Typ-suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIE Gen3 (8GT/s)





INTEL_RPGA_989P-S

Security Classification	Compal Secret Data	
Issued Date	2009/12/01	Deciphered Date 2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	SCHEMATIC, MB LA-A7121
Customer	4019BI
Date	Tuesday, December 14, 2010
Sheet	4 of 57




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	A		
Date:	Tuesday, December 14, 2010	Sheet	5	of	57



DDR SYSTEM MEMORY A


DDR SYSTEM MEMORY B

Sandy Bridge_rPGA_Rev1p0 CONN@





Security Classification		Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	SCHEMATIC_MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
				4019BI	
Date:				Tuesday, December 14, 2010	Sheet 6 of 57

CFG Straps for Processor



SA_DIMM_VREFDQ
SB_DIMM_VREFDQ
 For Future CPU M3 support,
 Sandy bridge not support M3, check list 1.0 & CRB say can NC






VCCIO_SEL For 2012 CPU support	
A19	* 1/NC : (Default) +1.05VS_VTT
	0: +1.0VS_VTT



RSVD26 had changed the name to VCCIO_SEL
 Need PH +3VALW 10K at +1.05VS_VTT source
 for 2012 processor +1.05V and +1.0V select


RESERVED

Sandy Bridge_rPGA_Rev1P0
 INTEL_RPGA_989P-S



PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled
	10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
	01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
	00: x8,x4,x4 - Device 1 functions 1 and 2 enabled





- JCPU1F
- SV type CPU
- QC 94A
DC 53A
- AG35 VCC1
AG34 VCC2
AG33 VCC3
AG32 VCC4
AG31 VCC5
AG30 VCC6
AG29 VCC7
AG28 VCC8
AG27 VCC9
AG26 VCC10
AF35 VCC11
AF34 VCC12
AF33 VCC13
AF32 VCC14
AF31 VCC15
AF30 VCC16
AF29 VCC17
AF28 VCC18
AF27 VCC19
AF26 VCC20
AD35 VCC21
AD34 VCC22
AD33 VCC23
AD32 VCC24
AD31 VCC25
AD30 VCC26
AD29 VCC27
AD28 VCC28
AD27 VCC29
AD26 VCC30
AD25 VCC31
AC35 VCC32
AC34 VCC33
AC33 VCC34
AC32 VCC35
AC31 VCC36
AC30 VCC37
AC29 VCC38
AC28 VCC39
AC27 VCC40
AA35 VCC41
AA34 VCC42
AA33 VCC43
AA32 VCC44
AA31 VCC45
AA30 VCC46
AA29 VCC47
AA28 VCC48
AA27 VCC49
AA26 VCC50
Y34 VCC51
Y33 VCC52
Y32 VCC53
Y31 VCC54
Y30 VCC55
Y29 VCC56
Y28 VCC57
Y27 VCC58
Y26 VCC59
Y25 VCC60
Y24 VCC61
Y23 VCC62
Y22 VCC63
Y21 VCC64
Y20 VCC65
Y19 VCC66
Y18 VCC67
Y17 VCC68
Y16 VCC69
Y15 VCC70
Y14 VCC71
Y13 VCC72
Y12 VCC73
Y11 VCC74
Y10 VCC75
Y9 VCC76
Y8 VCC77
Y7 VCC78
Y6 VCC79
Y5 VCC80
Y4 VCC81
Y3 VCC82
Y2 VCC83
Y1 VCC84
Y0 VCC85
V35 VCC86
V34 VCC87
V33 VCC88
V32 VCC89
V31 VCC90
V30 VCC91
V29 VCC92
V28 VCC93
V27 VCC94
V26 VCC95
V25 VCC96
V24 VCC97
V23 VCC98
V22 VCC99
V21 VCC100


POWER

PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES




Sandy Bridge iPGA Rev1p0

Security Classification	2009/12/01	Deciphered Date	2010/12/31	Title	Compal Electronics, Inc.
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Document Number	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	A
				Date:	Tuesday, December 14, 2010
				Sheet	8 of 57

DELETE

EDS1.3

POWER



Vauxg


- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed

GRAPHICS	SENSE LINES	VAXG_SENSE AK35 VSSAXG_SENSE AK34
	VREF	SM_VREF AL1
	1.5V RAILS	VDDQ1 AF7 VDDQ2 AF4 VDDQ3 AF1 VDDQ4 AC7 VDDQ5 AC4 VDDQ6 AC1 VDDQ7 Y7 VDDQ8 Y4 VDDQ9 Y1 VDDQ10 U7 VDDQ11 U4 VDDQ12 U1 VDDQ13 P7 VDDQ14 P4 VDDQ15 P1
	SA RAIL	VCCSA1 M27 VCCSA2 M26 VCCSA3 L26 VCCSA4 J26 VCCSA5 J25 VCCSA6 J24 VCCSA7 H26 VCCSA8 H25
	1.8V RAIL	VCCPLL1 B6 VCCPLL2 A6 VCCPLL3 A2


Security Classification	Compal Secret Data	
Issued Date	2009/12/01	Deciphered Date 2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	SCHEMATIC, MB LA-A7121
Document Number	4019BI
Date:	Tuesday, December 14, 2010
Sheet	9 of 57

Rev A




Security Classification	Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-A7121 Document Number 4019BI Date: Tuesday, December 14, 2010 Sheet 10 of 57
				Rev A








All VREF traces should have 10 mil trace width


<Address: 00>
DIMM_A Reserve H:4mm



Security Classification	Compal Secret Data	
Issued Date	2009/12/01	Deciphered Date
		2010/12/31
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>		





Compal Electronics, Inc.		
Title	SCHEMATIC, MB LA-A7121	
Size	Document Number	Rev
Customer	4019BI	A
Date:	Tuesday, December 14, 2010	Sheet 11 of 57



All VREF traces should have 10 mil trace width















<Address: 01>
DIMM_B Standard type H:4mm










Layout Note:
Place near JDIMM2

Layout Note:
Place near JDIMM2.203,204






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-A7121	
Size	Customer	4019BI	Rev	A	
Date:	Tuesday, December 14, 2010	Sheet	12	of 57	



Security Classification	Compal Secret Data		Title
Issued Date	2009/12/01	Deciphered Date	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number 4019BI Rev A
Date:	Tuesday, December 14, 2010	Sheet	13 of 57






GPIO#	DGPIU_PRSNT#
OPTIMUS	0
UMA	1





Security Classification	Compal Secret Data		
Issued Date	2009/12/01	Deciphered Date	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.	
Title	SCHEMATIC, MB LA-A7121
Document Number	4019BI
Date	Tuesday, December 14, 2010
Sheet	15 of 57



Pull high at LVDS conn side.




SDVO_CTRLDATA strap pull high at level shift page






HDMI D2
HDMI D1
HDMI D0
HDMI CLK

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	SCHEMATIC, MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Revision	4019BI	Rev A
Date:	Tuesday, December 14, 2010	Sheet	16	of	57

footprint should change to RP_0804_8P4R because RP_8P4R doesn't exist



Boot BIOS Strap bit1 BBS1				
		Bit11	Bit10	Boot BIOS Destination
GNT1# / GPIO51	0	1		Reserved
	1	0		PCI
	1	1		SPI
	0	0		LPC





USB conn (left)
USB conn (left)

PCH HM65 config not support USB port 6 & 7.

- Mini Card(WLAN)
- Mini Card(WWAN)
- CMOS Camera (LVDS)
- Mini Card(SIM reserved)
- Bluetooth

Within 500 mils




OC[0..3] use for EHCI 1
OC[4..7] use for EHCI 2

Security Classification	Compal Secret Data	
Issued Date	2009/12/01	Deciphered Date
		2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	SCHEMATIC, MB LA-A7121
Customer	4019BI
Date	Tuesday, December 14, 2010
Sheet	17 of 57



GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up

* H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable






Debug Port DG 1.2 PH 4.7K +3VALW_PCH


Can be configured as wake input to allow wakes from Deep Sleep.
If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.




GPIO36: CRB1.0 PH200K to +3VSW, but CHK1.2 says pull down when not used







10/2 JM50 install, SM50 uninstall



	GPIO38 OPTIMUS_EN#
* OPTIMUS	0
Non-OPTIMUS	1





CRB1.0 PH10K to +3VALW GPIO24 Unmultiplexed
NOTE: GPIO24 configuration register bits are not cleared by CF9h reset event.




check: pull high?

This signal has weak internal PU, can't pull low


Intel schematic reviwie recommend,



Security Classification	Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019BI
Date:	Tuesday, December 14, 2010	Sheet	18	of 57




This pin can be left as no connect in On-Die VR enabled mode (default).



0 ohm for current test: delete when phase B



PCH Power Rail Table		
Voltage Rail	Voltage	60 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06



Security Classification		Compal Secret Data	
Issued Date	2009/12/01	Deciphered Date	2010/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Title Compal Electronics, Inc. SCHEMATIC, MB LA-A7121		
Revision	Document Number	Rev
	4019BI	A
Date:	Tuesday, December 14, 2010	Sheet 20 of 57



Security Classification	Compal Secret Data			Title	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	A
Document Number				SCHEMATIC_MB LA-A7121	
Date: Tuesday, December 14, 2010				Sheet	21 of 57

DG: 0.1u*4, 10u*1, bead 30 ohm






10/11 check ok








U1400A Part 1 of 7

PEG HTX C GRX P0	AP17	PEG RX0
PEG HTX C GRX N0	AN17	PEG_RX0_N
PEG HTX C GRX P1	AP18	PEG RX1
PEG HTX C GRX N1	AN18	PEG_RX1_N
PEG HTX C GRX P2	AP19	PEG RX2
PEG HTX C GRX N2	AN19	PEG_RX2_N
PEG HTX C GRX P3	AP20	PEG RX3
PEG HTX C GRX N3	AN20	PEG_RX3_N
PEG HTX C GRX P4	AP21	PEG RX4
PEG HTX C GRX N4	AN21	PEG_RX4_N
PEG HTX C GRX P5	AP22	PEG RX5
PEG HTX C GRX N5	AN22	PEG_RX5_N
PEG HTX C GRX P6	AP23	PEG RX6
PEG HTX C GRX N6	AN23	PEG_RX6_N
PEG HTX C GRX P7	AP24	PEG RX7
PEG HTX C GRX N7	AN24	PEG_RX7_N
PEG HTX C GRX P8	AP25	PEG RX8
PEG HTX C GRX N8	AN25	PEG_RX8_N
PEG HTX C GRX P9	AP26	PEG RX9
PEG HTX C GRX N9	AN26	PEG_RX9_N
PEG HTX C GRX P10	AP27	PEG RX10
PEG HTX C GRX N10	AN27	PEG_RX10_N
PEG HTX C GRX P11	AP28	PEG RX11
PEG HTX C GRX N11	AN28	PEG_RX11_N
PEG HTX C GRX P12	AP29	PEG RX12
PEG HTX C GRX N12	AN29	PEG_RX12_N
PEG HTX C GRX P13	AP30	PEG RX13
PEG HTX C GRX N13	AN30	PEG_RX13_N
PEG HTX C GRX P14	AP31	PEG RX14
PEG HTX C GRX N14	AN31	PEG_RX14_N
PEG HTX C GRX P15	AP32	PEG RX15
PEG HTX C GRX N15	AN32	PEG_RX15_N


PEG_HRX_GTX_P0	C1405	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P0	AL17	PEG_TX0
PEG_HRX_GTX_N0	C1406	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N0	AN17	PEG_TX0_N
PEG_HRX_GTX_P1	C1407	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P1	AM17	PEG_TX1
PEG_HRX_GTX_N1	C1408	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N1	AN17	PEG_TX1_N
PEG_HRX_GTX_P2	C1409	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P2	AL19	PEG_TX2
PEG_HRX_GTX_N2	C1410	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N2	AN19	PEG_TX2_N
PEG_HRX_GTX_P3	C1411	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P3	AL20	PEG_TX3
PEG_HRX_GTX_N3	C1412	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N3	AN20	PEG_TX3_N
PEG_HRX_GTX_P4	C1413	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P4	AM21	PEG_TX4
PEG_HRX_GTX_N4	C1414	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N4	AN21	PEG_TX4_N
PEG_HRX_GTX_P5	C1415	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P5	AM22	PEG_TX5
PEG_HRX_GTX_N5	C1416	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N5	AN22	PEG_TX5_N
PEG_HRX_GTX_P6	C1417	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P6	AL23	PEG_TX6
PEG_HRX_GTX_N6	C1418	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N6	AN23	PEG_TX6_N
PEG_HRX_GTX_P7	C1419	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P7	AM24	PEG_TX7
PEG_HRX_GTX_N7	C1420	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N7	AN24	PEG_TX7_N
PEG_HRX_GTX_P8	C1421	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P8	AL25	PEG_TX8
PEG_HRX_GTX_N8	C1422	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N8	AN25	PEG_TX8_N
PEG_HRX_GTX_P9	C1423	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P9	AM25	PEG_TX9
PEG_HRX_GTX_N9	C1424	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N9	AN25	PEG_TX9_N
PEG_HRX_GTX_P10	C1425	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P10	AM27	PEG_TX10
PEG_HRX_GTX_N10	C1426	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N10	AN27	PEG_TX10_N
PEG_HRX_GTX_P11	C1427	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P11	AM28	PEG_TX10_N
PEG_HRX_GTX_N11	C1428	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N11	AN28	PEG_TX11
PEG_HRX_GTX_P12	C1429	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P12	AK29	PEG_TX12
PEG_HRX_GTX_N12	C1430	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N12	AN29	PEG_TX12_N
PEG_HRX_GTX_P13	C1431	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P13	AM29	PEG_TX13
PEG_HRX_GTX_N13	C1432	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N13	AN30	PEG_TX13_N
PEG_HRX_GTX_P14	C1433	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P14	AM31	PEG_TX14
PEG_HRX_GTX_N14	C1434	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N14	AN31	PEG_TX14_N
PEG_HRX_GTX_P15	C1435	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_P15	AN32	PEG_TX15
PEG_HRX_GTX_N15	C1436	OPT@	2	.1U	0402	16V7K	PEG_HRX_C_GTX_N15	AP32	PEG_TX15_N



GPIO	I/O	FUNCTION
GPIO0	IN	HPD_C
GPIO5	OUT	GPU_VID0
GPIO6	OUT	GPU_VID1
GPIO7	OUT	GPU_VID2
GPIO8	IN	OVERT
GPIO9	IN	ALERT
GPIO12	IN	AC/DC detection
GPIO18	IN	Reserve for VPS



all NC, can't support 3D and high resolution HDMI



Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019BI	Rev A
Date:				Tuesday, December 14, 2010	Sheet 23 of 57

For PHQAA EVT Phase only

Mode	VID1	VID0	+VGA_CORE
P0(Cold)	1	1	0.95 V
P0	0	1	0.950V
P8/P12	0	0	0.825 V

N12M-GE Performance Mode


Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	606	790	1.00 V
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD

N12P-GS Performance Mode



Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	TBD	TBD	TBD
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD

N12P-GE Performance Mode

Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	TBD	TBD	TBD
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD



POWER




Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BI
Date:	Tuesday, December 14, 2010	Sheet	24	of	57

SCHMATIC, MB LA-A7121


4019BI

Sheet 24 of 57



check: power connection?




Security Classification	Compal Secret Data		Title		
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019BI	Rev A
				Date: Tuesday, December 14, 2010	Sheet 25 of 57



Security Classification	Compal Secret Data	
Issued Date	2010/08/23	Deciphered Date 2011/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
SCHMATIC, MB LA-A7121	
Size	Document Number
	4019BI
Date:	Tuesday, December 14, 2010
Sheet	26 of 57
Rev	A

29.30 MDA[0..63] ← MDA[0..63]



U1400B

Part 2 of 7

MDA0	L32	FBA_D0
MDA1	N33	FBA_D1
MDA2	L33	FBA_D2
MDA3	N34	FBA_D3
MDA4	N35	FBA_D4
MDA5	E35	FBA_D5
MDA6	P33	FBA_D6
MDA7	P34	FBA_D7
MDA8	K35	FBA_D8
MDA9	K34	FBA_D9
MDA10	K34	FBA_D10
MDA11	L33	FBA_D11
MDA12	G34	FBA_D12
MDA13	G33	FBA_D13
MDA14	F34	FBA_D14
MDA15	E33	FBA_D15
MDA16	F30	FBA_D16
MDA17	G31	FBA_D17
MDA18	G30	FBA_D18
MDA19	G32	FBA_D19
MDA20	K30	FBA_D20
MDA21	K32	FBA_D21
MDA22	L33	FBA_D22
MDA23	K31	FBA_D23
MDA24	L31	FBA_D24
MDA25	L30	FBA_D25
MDA26	M32	FBA_D26
MDA27	N30	FBA_D27
MDA28	N30	FBA_D28
MDA29	P31	FBA_D29
MDA30	R32	FBA_D30
MDA31	R30	FBA_D31
MDA32	AG30	FBA_D32
MDA33	AC37	FBA_D33
MDA34	AH31	FBA_D34
MDA35	AE31	FBA_D35
MDA36	AE30	FBA_D36
MDA37	AE30	FBA_D37
MDA38	AC32	FBA_D38
MDA39	AD30	FBA_D39
MDA40	AN33	FBA_D40
MDA41	AL31	FBA_D41
MDA42	AM33	FBA_D42
MDA43	AL33	FBA_D43
MDA44	AK30	FBA_D44
MDA45	AK32	FBA_D45
MDA46	AI30	FBA_D46
MDA47	AH30	FBA_D47
MDA48	AH33	FBA_D48
MDA49	AH35	FBA_D49
MDA50	AI34	FBA_D50
MDA51	AH32	FBA_D51
MDA52	AI33	FBA_D52
MDA53	AI35	FBA_D53
MDA54	AM34	FBA_D54
MDA55	AM35	FBA_D55
MDA56	AE33	FBA_D56
MDA57	AE32	FBA_D57
MDA58	AE34	FBA_D58
MDA59	AE35	FBA_D59
MDA60	AE34	FBA_D60
MDA61	AE33	FBA_D61
MDA62	AE32	FBA_D62
MDA63	AC35	FBA_D63

MEMORY INTERFACE

FBA_CMD0 U30 CMDA0

FBA_CMD1 U31 CMDA2

FBA_CMD2 U32 CMDA3

FBA_CMD3 U32 CMDA4

FBA_CMD4 T35 CMDA5

FBA_CMD5 U33 CMDA6

FBA_CMD6 W32 CMDA7

FBA_CMD7 W31 CMDA8

FBA_CMD8 W34 CMDA9

FBA_CMD9 U34 CMDA10

FBA_CMD10 U35 CMDA11

FBA_CMD11 U32 CMDA12

FBA_CMD12 T34 CMDA13

FBA_CMD13 T33 CMDA14

FBA_CMD14 W30 CMDA15

FBA_CMD15 AB30 CMDA16

FBA_CMD16 AB30 CMDA16

FBA_CMD17 AB31 CMDA18

FBA_CMD18 AA32 CMDA19

FBA_CMD19 AB33 CMDA20

FBA_CMD20 Y32 CMDA21

FBA_CMD21 Y32 CMDA22

FBA_CMD22 AB34 CMDA23

FBA_CMD23 AB35 CMDA24

FBA_CMD24 Y35 CMDA25

FBA_CMD25 W35 CMDA26

FBA_CMD26 Y34 CMDA27

FBA_CMD27 Y31 CMDA28

FBA_CMD28 W30 CMDA29

FBA_CMD29 W29 CMDA30

FBA_CMD30 Y29 CMDA30

FBA_CMD31

FBA_DQM0 P32 DQMA0

FBA_DQM1 H34 DQMA1

FBA_DQM2 I30 DQMA2

FBA_DQM3 P30 DQMA3

FBA_DQM4 AE32 DQMA4

FBA_DQM5 AL32 DQMA5

FBA_DQM6 AL34 DQMA6

FBA_DQM7 AE35 DQMA7

FBA_DQS_RN0 J35 DQSA#0

FBA_DQS_RN1 G35 DQSA#1

FBA_DQS_RN2 H31 DQSA#2

FBA_DQS_RN3 N32 DQSA#3

FBA_DQS_RN4 AD32 DQSA#4

FBA_DQS_RN5 AI31 DQSA#5

FBA_DQS_RN6 AI35 DQSA#6

FBA_DQS_RN7 AC34 DQSA#7

FBA_DQS_WP0 I34 DQSA0

FBA_DQS_WP1 H35 DQSA1

FBA_DQS_WP2 J32 DQSA2

FBA_DQS_WP3 N31 DQSA3

FBA_DQS_WP4 AE31 DQSA4

FBA_DQS_WP5 AI32 DQSA5

FBA_DQS_WP6 AI34 DQSA6

FBA_DQS_WP7 AC33 DQSA7

FBA_WCK0 P29

FBA_WCK0_N P29

FBA_WCK1 M25

FBA_WCK1_N M25

FBA_WCK2 AH29

FBA_WCK2_N AD29

FBA_WCK3 AE29

FBA_WCK3_N AE29

FBA_CLK0 T32 CLKA0

FBA_CLK0_N T31 CLKA0#

FBA_CLK1 AC31 CLKA1

FBA_CLK1_N AC30 CLKA1#

FBA_DLLAVDD_0 AG27 FB_DLLAVDD_0

FBA_PLLAVDD_0 AE27 FB_PLLAVDD_0

FBA_DLLAVDD_1 J19 FB_DLLAVDD_1


FBA_PLLAVDD_1 J18 FB_PLLAVDD_1

FBA_VREF NC J27

FBA_DEBUG0 T30

FBA_DEBUG1 T29

N12P-GS1-A1_BGA_973P GS@



GB2-128
Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification	Compal Secret Data		<p style="text-align: right;">Compal Electronics, Inc.</p> <p style="text-align: center;">SCHEMATIC, MB LA-A7121</p>	
Issued Date	2010/08/23	Deciphered Date		
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
Size	Document Number	Rev		
	4019BI	A		
Date:	Tuesday, December 14, 2010	Sheet	27	of 57

31,32 MDB[0..63] ← MDB[0..63]

- MDB0 B13
- MDB1 D13
- MDB2 A13
- MDB3 C16
- MDB4 C16
- MDB5 B16
- MDB6 A17
- MDB7 D16
- MDB8 C13
- MDB9 B11
- MDB10 C11
- MDB11 A11
- MDB12 C10
- MDB13 C8
- MDB14 B8
- MDB15 A8
- MDB16 E8
- MDB17 F8
- MDB18 F10
- MDB19 F9
- MDB20 F12
- MDB21 D8
- MDB22 D11
- MDB23 F11
- MDB24 D12
- MDB25 F13
- MDB26 F13
- MDB27 F14
- MDB28 F15
- MDB29 F16
- MDB30 F16
- MDB31 F17
- MDB32 D29
- MDB33 F27
- MDB34 F28
- MDB35 E28
- MDB36 D26
- MDB37 F25
- MDB38 D24
- MDB39 E25
- MDB40 F32
- MDB41 F32
- MDB42 D33
- MDB43 F31
- MDB44 C33
- MDB45 F29
- MDB46 D30
- MDB47 F29
- MDB48 B29
- MDB49 C31
- MDB50 C29
- MDB51 B31
- MDB52 C32
- MDB53 B32
- MDB54 B35
- MDB55 B34
- MDB56 A29
- MDB57 B28
- MDB58 A28
- MDB59 C28
- MDB60 C26
- MDB61 D25
- MDB62 B25
- MDB63 A25

U1400C

Part 3 of 7

MEMORY INTERFACE C

FBC_CMD0 F18 CMDB0

FBC_CMD1 E19 X

FBC_CMD2 D18 CMDB2

FBC_CMD3 C17 CMDB3

FBC_CMD4 F19 CMDB4

FBC_CMD5 B17 CMDB5

FBC_CMD6 E20 CMDB6

FBC_CMD7 B19 CMDB7

FBC_CMD8 D20 CMDB8

FBC_CMD9 A19 CMDB9

FBC_CMD10 C21 CMDB10

FBC_CMD11 D21 CMDB11

FBC_CMD12 E20 CMDB12

FBC_CMD13 B20 CMDB13

FBC_CMD14 G21 CMDB14

FBC_CMD15 F22 CMDB15

FBC_CMD16 F24 X

FBC_CMD17 E23 CMDB17

FBC_CMD18 C25 CMDB18

FBC_CMD19 D23 CMDB19

FBC_CMD20 E21 CMDB20

FBC_CMD21 E22 CMDB21

FBC_CMD22 D21 CMDB22

FBC_CMD23 A23 CMDB23

FBC_CMD24 D22 CMDB24

FBC_CMD25 B23 CMDB25

FBC_CMD26 C22 CMDB26

FBC_CMD27 B22 CMDB27

FBC_CMD28 A22 CMDB28

FBC_CMD29 A20 CMDB29

FBC_CMD30 G20 X

FBC_CMD31

FBC_CMD32

FBC_CMD33

FBC_CMD34

FBC_CMD35

FBC_CMD36

FBC_CMD37

FBC_CMD38

FBC_CMD39

FBC_CMD40

FBC_CMD41

FBC_CMD42

FBC_CMD43

FBC_CMD44

FBC_CMD45

FBC_CMD46

FBC_CMD47

FBC_CMD48

FBC_CMD49

FBC_CMD50

FBC_CMD51

FBC_CMD52

FBC_CMD53

FBC_CMD54

FBC_CMD55

FBC_CMD56

FBC_CMD57

FBC_CMD58

FBC_CMD59



FBC_CMD60

FBC_CMD61

FBC_CMD62

FBC_CMD63

- FBC_CMD0 F18 CMDB0
- FBC_CMD1 E19 X
- FBC_CMD2 D18 CMDB2
- FBC_CMD3 C17 CMDB3
- FBC_CMD4 F19 CMDB4
- FBC_CMD5 B17 CMDB5
- FBC_CMD6 E20 CMDB6
- FBC_CMD7 B19 CMDB7
- FBC_CMD8 D20 CMDB8
- FBC_CMD9 A19 CMDB9
- FBC_CMD10 C21 CMDB10
- FBC_CMD11 D21 CMDB11
- FBC_CMD12 E20 CMDB12
- FBC_CMD13 B20 CMDB13
- FBC_CMD14 G21 CMDB14
- FBC_CMD15 F22 CMDB15
- FBC_CMD16 F24 X
- FBC_CMD17 E23 CMDB17
- FBC_CMD18 C25 CMDB18
- FBC_CMD19 D23 CMDB19
- FBC_CMD20 E21 CMDB20
- FBC_CMD21 E22 CMDB21
- FBC_CMD22 D21 CMDB22
- FBC_CMD23 A23 CMDB23
- FBC_CMD24 D22 CMDB24
- FBC_CMD25 B23 CMDB25
- FBC_CMD26 C22 CMDB26
- FBC_CMD27 B22 CMDB27
- FBC_CMD28 A22 CMDB28
- FBC_CMD29 A20 CMDB29
- FBC_CMD30 G20 X
- FBC_CMD31
- FBC_CMD32
- FBC_CMD33
- FBC_CMD34
- FBC_CMD35
- FBC_CMD36
- FBC_CMD37
- FBC_CMD38
- FBC_CMD39
- FBC_CMD40
- FBC_CMD41
- FBC_CMD42
- FBC_CMD43
- FBC_CMD44
- FBC_CMD45
- FBC_CMD46
- FBC_CMD47
- FBC_CMD48
- FBC_CMD49
- FBC_CMD50
- FBC_CMD51
- FBC_CMD52
- FBC_CMD53
- FBC_CMD54
- FBC_CMD55
- FBC_CMD56
- FBC_CMD57
- FBC_CMD58
- FBC_CMD59
- FBC_CMD60
- FBC_CMD61
- FBC_CMD62
- FBC_CMD63







GB2-128

Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Tuesday, December 14, 2010	Sheet	28	of	57

Memory Partition A - Lower 32 bits










GB2-128 Mode E - Mirror Mode Mapping

Address	DATA	Bus
CMD3	CKE_L	A8
CMD8	A8	A8
CMD2	CS0#_L	A6
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019BI	Rev A
				Date: Tuesday, December 14, 2010	Sheet 29 of 57

Memory Partition A - Upper 32 bits





GB2-128 Mode E - Mirror Mode Mapping

Address	DATA Bus	
CMD3	CKE_L	32..63
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification		Compal Secret Data	
Issued Date	2010/08/23	Deciphered Date	2011/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title		Compal Electronics, Inc.	
Schematic, MB LA-A7121		4019BI	
Date:	Tuesday, December 14, 2010	Sheet	30 of 57

Memory Partition C - Lower 32 bits




GB2-128 Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification	Compal Secret Data	
Issued Date	2010/08/23	Deciphered Date
		2011/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
SCHEMATIC, MB LA-A7121	
Document Number	4019BI
Date:	Tuesday, December 14, 2010
Sheet	31 of 57


Memory Partition C - Upper 32 bits



GB2-128
Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Doc No	4019BI	Rev	A	Date	Tuesday, December 14, 2010
Sheet	32	of	57		



GS:

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS_DGPU	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS_DGPU	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLEN_TERM
ROM_SI	+3VS_DGPU	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS_DGPU	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS_DGPU	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS_DGPU	USER[3]	USER[2]	USER[1]	USER[0]

GV:
GB1b-64

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS_DGPU	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS_DGPU	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLEN_TERM
ROM_SI	+3VS_DGPU	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS_DGPU	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS_DGPU	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS_DGPU	USER[3]	USER[2]	USER[1]	USER[0]
STRAP3	+3VS_DGPU	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_DGPU	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD33V

N11P-GS	strap0	strap1	strap2	ROM_SI	ROM_SO	ROM_SCLK
64MX16 Samsung SA000035700	H 45K	L 35K	L GV@ GS@ L	L 20K	L 10K	H 15K
64MX16 Hynix SA000032400	H 45K	L 35K	L GV@ GS@ L	L 15K	L 10K	H 15K
128MX16 Samsung	H 45K	L 35K	L GS@	L 45K	L 10K	H 15K
128MX16 Hynix SA00003V510	H 45K	L 35K	L GS@	L 35K	L 10K	H 15K

Resistor Values	Pull-up to +3VS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111






GPU	DeviceID	ROM_SCLK	STRAP2
N12P-GS	0x0DF4	Pull up 15K	Pull down 25K
N12P-GE	0x0DF5	Pull up 15K	Pull down 30K
N12P-GV	0x1050	Pull up 5K	pull down 5K

Hynix (900MHZ) 64MX16 H5TQ1G63DFR-11C SA000041S40	512MB	0010	PD 15K (SD034150280)	
	1GB	0010	PD 15K (SD034150280)	
Hynix 2G 128MX16 H5TQ2G63BFR-12C SA00003YO20	2GB	0110	PD 34.8k(SD034348280)	
Samsung (900MHZ) 64MX16 K4W1G1646G-BC11 SA00004GS10	512MB	0011	PD 20K (SD034200280)	No1 No44
	1GB	0011	PD 20K (SD034200280)	
Samsung 2G 128M16 K4W2G1646C-HC12 SA000047Q20	2GB	0111	PD 45.3K(SD034453280)	




XCLK_417	
0	277MHz (Default)
1	Reserved

Security Classification	Compal Secret Data	
Issued Date	2010/08/23	Deciphered Date 2011/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		


Compal Electronics, Inc.	
Title	SCHEMATIC,MB LA-A7121
Document Number	4019BI
Date	Tuesday, December 14, 2010
Sheet	33 of 57





LCD/LED PANEL Conn.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-A7121	
Size	Document Number	Rev			
Custom	4019BI	A			
Date:	Tuesday, December 14, 2010	Sheet	34	of 57	



Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/12/31	Schematic, MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	4019BI
				Date:	Tuesday, December 14, 2010
				Sheet	35 of 57



UMA






16 PCH_DPB_N0	C2138	2	1	.1U_0402_16V7K	HDMI_TX2-
16 PCH_DPB_P0	C2139	2	1	.1U_0402_16V7K	HDMI_TX2+
16 PCH_DPB_N1	C2140	2	1	.1U_0402_16V7K	HDMI_TX1-
16 PCH_DPB_P1	C2141	2	1	.1U_0402_16V7K	HDMI_TX1+
16 PCH_DPB_N2	C2142	2	1	.1U_0402_16V7K	HDMI_TX0-
16 PCH_DPB_P2	C2144	2	1	.1U_0402_16V7K	HDMI_TX0+
16 PCH_DPB_N3	C2145	2	1	.1U_0402_16V7K	HDMI_CLK-
16 PCH_DPB_P3	C2146	2	1	.1U_0402_16V7K	HDMI_CLK+

DIS

Not reserved





NVIDIA Recommend 05/10

Not reserved



From layout request, change footprint
SUYIN_100042GR019M23B2R_19P-S

Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHMATIC, MB LA-A7121
Size	Custom	Document Number	4019BI	Rev A
Date:	Tuesday, December 14, 2010	Sheet	36	of 57




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/4	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019B1	A
Date: Tuesday, December 14, 2010				Sheet	37 of 57

should check HDD pin definition


SATA HDD1 Conn.

CL 4.0 mm




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/12/31	Title	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019B1
Date:	Tuesday, December 14, 2010	Sheet	38 of 57	Rev	A






For Wireless LAN



Power	Mini Card Power Rating	
	Primary Power (mA)	Auxiliary Power (mA)
+3V	1000	750
+3V	330	250 (wake enable)
+1.5V	500	375
		5 (Not wake enable)



WWAN









check power well

Place as close as JSIM1

DET signal, normal Close, connect to GND.

















Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/12/31	SCHEMATIC, MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	C	Document Number	4019B1	Sheet	39 of 57
Date:	Tuesday, December 14, 2010	Sheet	39	of	57

Card Reader






DC021010041 10/5

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/12/31	Title
				SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom	Document Number 4019BI	Rev A
Date: Tuesday, December 14, 2010		Sheet	40	of 57




Latest design guide suggest change UE4 to 74LVC1G06.





Security Classification		Compal Secret Data	
Issued Date	2009/12/01	Deciphered Date	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Compal Electronics, Inc. SCHEMATIC, MB LA-A7121			
Size	Document Number	Rev	A
Customer	4019BI	Date:	Tuesday, December 14, 2010
Sheet	41	of	57




Follow JM50



(Right) ACES_85201-26051
10/04 Check footprint ok
SP01000GE00




To TP/B Conn.



LED


Should Check LED, not the correct P/N

3G/Wireless LED




Battery


Top View LED with Blue/Amber/Red Color




Reserved



Power




HDD



LED Status	Power/SUS		Battery		3G/WLAN		BlueTooth	ACIN
	ON	SUS	Full	Charge	3G	WLAN		
NEW70/80/90	Blue	Amber	Blue	Amber	Blue	Amber		

Security Classification	Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2010/12/31	2010/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom 4019BI
Date: Tuesday, December 14, 2010				Sheet 42 of 57

USB Host Charger




CB=0	Auto detection charger identification active
CB=1	Connect DP/DM to TDP/TDM

U37 EN# active at S0, S5(AC) and S5(DC)

S0	S5(AC)	S5(DC)	EN#	ACTIVE	OFF	USB_CHARGE_2A#	PPON1	LOW	LOW	LOW
				ACTIVE	OFF	LOW	LOW	LOW	LOW	LOW

Stuff diodes to gate backflow from EC or PPN01.







AC Mode (Adapter In)
Signal Name S0 S3 S5
USB_CHARGE_CB 1 0 0
USB_CHARGE_2A# 0 0 0


DC Mode (Battery >30%)
Signal Name S0 S3 S5
USB_CHARGE_CB 1 0 0
USB_CHARGE_2A# 0 0 0

DC Mode (Battery <30%)
Signal Name S0 S3 S5
USB_CHARGE_CB 1 0 0
USB_CHARGE_2A# 0 1 1


USB_CHARGE_CB Switch Control Bit, 0:Auto Detection, 1:Pass-through
USB_CHARGE_2A# Enable 2A USB Power Switch (Low active)



USB3.0 Connector




Power Button














Lid Switch

(Hall Effect Switch)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/12/31	Title	
				SCHEMATIC, MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019BI
				Date: Tuesday, December 14, 2010	Rev A
				Sheet 43	of 57





PCB footprint change: UPD720200F1-XXX-A_FPGA_176P-NH
From JM50: P/N change to SA000048H10
10/29 From JM40: P/N change to SA000048H00

Pin compare table for support USB remote wakeup or not


	AUXDET(Pin J2)	CSEL(Pin P6)	CLK
Support USB remote wakeup	pull high 10k to VDD33	Tied to GND	Must use 24MHz crystal: mount Y1,R19,C40,C41
Not support USB remote wakeup	Tied to GND	pull high to VDD33	Can use either 48MHz or 24MHz When use 48MHz clock: mount R22,R25



MOS needed! +3VALW TO +3VALW(PCH AUX Power) Short J5 for PCH VCCSUS3.3




+3VALW TO +3VS




10/5, Follow JM50


+1.05VS_VCCP to +1.05VSDGPU for GPU





+1.5V to +1.5VSDGPU for GPU



+1.5V to +1.5VS







2009/08/17 add VGA_ON#





2009/08/14
CP_S3PowerReduction
WhitePaper_Rev0.9
0.75VS speed up discharge



For USB 20 small board USB2.0+Audio codec + Jack conn




FAN1 Conn





For LAN small board LAN conn



PWR board




BUTTON Battery Indicator BTN



check: PWR_SAVE# and BAT_STAT use keyboard matrix


Open Door shut down key




Normally door closed --> BI low --> battery power on
Open door --> BI high --> battery power off



Reset key (shut down)


press: low pulse --> shut down --> need user to press power button to turn on






Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-A7121				
				Size	Document Number	Rev		
				Customer	4019BI	A		
Date:	Tuesday, December 14, 2010	Sheet	47	of	55			

for reverse input protection



Vin Detector			
	Min.	Typ	Max.
H-->L		17.23V	
L-->H		17.63V	
ILIM and external DPM		3.97A	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019BI
				Date: Tuesday, December 14, 2010	Sheet 48 of 55



Typ: 175mA +3VLP

VFB = 2.0V

Typ: 175mA





TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)
(2) SMPS2=375KHZ (+3VALWP)

46,50 MAINPWON

+3.3VALWP
 $I_{peak}=5.78A$; $1.2I_{peak}=6.94A$; $I_{max}=4.05A$
 $f=375KHz$, $L=4.7UH$
 $R_{dson}=15-18m\ ohm$
 $1/2\Delta I = 1/2 * (19-3) * (3/19) / (375KHz * 4.7UH) = 0.716A$
 $V_{limit}=10 * 10^{-6} * 110Kohm / 10 = 0.11V$
 $I_{limit}=0.11 / (18m * 1.2) \sim 0.11 / (15m) = 6.34A \sim 9.13A$
 $I_{ocp}=7.06A \sim 9.85AA$ (7.06A > 6.94A -> ok) -DVT-


+5VALWP
 $I_{peak}=7A$; $1.2I_{peak}=8.4A$; $I_{max}=4.9A$
 $f=300KHz$, $L=4.7UH$, $R_{entrip}=154k\ ohm$
 $R_{dson}=15-18m\ ohm$
 $1/2\Delta I = 1/2 * (19-5) * (5/19) / (300KHz * 4.7UH) = 1.306A$
 $V_{limit}=10 * 10^{-6} * 154Kohm / 10 = 0.15V$
 $I_{limit}=0.15 / (18m * 1.2) \sim 0.15 / (15m) = 7.13 \sim 10.26A$
 $I_{ocp}=8.44 \sim 11.57A$ (8.44 > 8.4 -> OK)

Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	4019BI
				Date:	Tuesday, December 14, 2010
				Sheet	49 of 55
				Rev	A



For 65W adapter==>action 70W , Recovery 54W
For 90W adapter==>action 97W , Recovery 75W



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC,MB LA-A7121	
Size	Custom	Document Number	4019BI	Rev	A
Date:	Tuesday, December 14, 2010	Sheet	50	of	55



$V_o = 1.5V$
 $V = 0.75 * (1 + 10K / 10K) = 1.5V$
 $F_{sw} = 298KHz$
 $C_{out} ESR = 15m\ \Omega$
 $R_{dson(max)} = 5.6\ m\Omega$
 $R_{dson(typ)} = 4.5\ m\Omega$
 $I_{peak} = 19.53A$
 $I_{max} = 23.44A$
 $I_{ocp} = 13.67A$
 $\Delta I = ((19 - 1.5) * (1.5 / 19)) / (L * F_{sw}) = 4.63A$
 $\Rightarrow 1/2 \Delta I = 2.315A$
 choose $R_{cs} = 15K$
 $I_{ocpmax} = ((15K * 11\mu A) / 0.0045) + 2.315A = 35.65A$
 $I_{ocpmin} = ((15K * 9\mu A) / (0.0056 * 1.3)) + 2.315A = 23.06A$
 $I_{ocp} = 23.06A \sim 35.65A$



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-A7121	
Customer			Document Number	Rev	
			4019BI	A	
Date:			Tuesday, December 14, 2010	Sheet	51 of 55

1.8VSP
 Ipeak=3.35A ; 1.2Ipeak=4.02 ; Imax=2.345A
 Vout=0.6*(1+(20K/10K))=1.8V



VID[0]	VID[1]	VCCSA Vout	Require on 2011/ 2012	Required
0	0	0.9 V	Yes/Yes	
0	1	0.8 V	Yes/Yes	
1	1	0.75V	No/Yes	
1	1	0.65V	No/Yes	


Note:Use VCCSA_SEL to switch High & Low Level for VID[1]
 (i.e. VCCSA_SEL) due to the VID[0] is don't care for this setting.



<Vo=1.05V> VFB=0.75V
 $V=0.75*(1+4.02K/10K)=1.052V$
 $F_{sw}=298KHz$

$C_{out} ESR=15m\ ohm$ $R_{dson(max)}=5.6\ mohm$ $R_{dson(typ)}=4.5\ mohm$.
 $I_{peak}=12.866A$, $I_{max}=9A$, $I_{ocp}=15.439A$
 $\Delta I = ((19-1.05)*(1.05/19))/(L*F_{sw})=3.33A$
 $\Rightarrow 1/2\Delta I = 1.665A$
 choose $R_{cs}=15K$
 $I_{ocpmax} = ((15K*11\mu A)/0.0045)+1.665A=37.62A$
 $I_{ocpmin} = ((15K*9\mu A)/(0.0056*1.3))+1.665A=23.02A$
 $I_{ocp}=23.02A\sim 37.62A$

Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BI	A
Date: Tuesday, December 14, 2010				Sheet	53 of 55




Connect to +5V can disable GFX portion

2-ph: PR172=20.5K Vboot=0V, Iccmax=54A
 2-ph: PR172=169K Vboot=1.1V, Iccmax=54A

2-ph: PR178=1.47K for -70A OCP

+CPU_CORE I _{ocp} =70A, I _{ccMAX} =53A Load line=1.9mohm DCR=1.1mohm	+GFX_CORE I _{ocp} =40A, I _{ccMAX} =24A Load line=3.9mohm DCR=1.1mohm
---	---

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019BI
				Rev A
Date: Tuesday, December 14, 2010				Sheet 54 of 55



Switch freq. (RF pin setting)
 47K ==>450KHz
 100K ==>390KHz
 200K ==>350KHz
 470K ==>300KHz
 (Currently setting)

TPCA8057-H Rds=2.6m/3.2m ohm

Vtrip range ==> 0.2V ~ 3V
 VFB=0.7V
 V=0.7*(1+Rtop/Rbottom)
 Fsw=350KHz
 Cout ESR=12m ohm Rsdon(max)=3.2 mohm Rsdon(typ)=2.6 mohm.
 Ipeak=41.02A, Imax=28.714A, Iocp=43A
 Delta I=((19-0.9)*(0.9/19))/(L*Fsw)=6.8A
 =>1/2Delta I=3.4A
 choose Rcs=75K
 Iocpmax=((75K*11uA)/0.0013)+3.4A=75.52A
 Iocpmin=((75K*9uA)/(0.0016*1.35))+3.4A=48.42A
 Iocp=48.42A~75.52A

	GPU_VID1	GPU_VID0	NVIDIA/N12P-GS	NVIDIA/N12P-GV1
P0 (Cold)	0	1	1.0V	1.025V
P0 (Hot)	1	0	0.975V	1.0V
P8/P12	1	1	0.825V	0.85V
ES	----	----	----	0.925V

Security Classification	Compal Secret Data		AP
Issued Date	2010/07/13	Deciphered Date	2011/07/13
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title Compal Electronics, Inc. SCHEMATIC,MB LA-A7121 Size Document Number 4019B1 Date Tuesday, December 14, 2010 Sheet 55 of 55

11/10 A phase SMT MEMO and Rework instruction

11/3
No1: P33, change X76a R1491 samsung 64*16 PD 20K (from 25K)

11/5 SMT MEMO
No1: P44, change VRAM P/N: from SA00003M60 to SA000047Q20, from SA00003V810 to SA00003Y000
No1: P44, change R12637, R2639, install R2638 for BIOS setting from high active to low active

11/6 rework instruction
No4: P43,44, delete PFCM1 signal and change D2435

11/8 rework instruction
No1: P41, add 10K pull high R2235 for EC_PMEM

11/10 rework instruction
No1: Follow TV12B3 Johnson Yeh, for N12P-GV strap pin:
below strap setting would need to be changed for N12P-GV-E3
1. ROM_SCLK: pull up 15K ohm.
2. ROM_S0: pull up 10K ohm.
3. STRAP2: pull up 45K ohm.
4. STRAP3: pull down 5K ohm.
5. STRAP4: pull down 10K ohm.
6. STRAP_REF2, need to stuff with 40K ohm 1%.
7. PGOOD (pin #7) stuff 10K ohm.

11/11
No1: From DVB request, P46, change SW2402 to SM100001D10 (P5LM0 design)
No8: From JM40, change JUSB1 to TopYang DC021011051

11/12
No1: P41, delete eplay EC BIOS ROM U2203
No1: P41, change JAMA USB1_P/N and RAPD signal for MUTE function in EC common code
No1: P41, change JAMA USB1_P/N and RAPD signal for MUTE function in EC common code
power circuits JM30_2010-11-12A-PWR DCIN CONNECTOR.dsn combined

11/15
No12: P46, P34, change JUSB1 P/N to SP010000D00 (28 pin), and add DMIC_CLK, DMIC_DATA;
change CIVD3 pin definition, but later should confirm with JM40/S0
No13: P46, change JPAN1 P/N to SP02000H900 and swap pin definition
No8: JUSB1 footprint change because not sync up with ME

11/16
No14: P39, change JWAH1 pin definition: delete pin 17, 19, 8, 10, 12, 14, 16;
P17, and delete R249 for no-use PCI CLK to LAN
No8: change JUSB1 to TopYang DC021011051 and use DC021011050 footprint
No15: P46, delete JUSB2
No16: P43, change C2595 to SGA00002N80

11/19
No19: P43, add ON/OFF pull high R2467 to +VVALM_EC and unmount R2466
No18: From connector list v28, P43, JUSB3 to DC2330R000
No19: P46, (1) delete open door shut down key (move to sub board), add 1 connector for this function;
(2) change reset key function, delete unmounted components

No20, P18, For VGA sequence logic, add circuits to DGPU_PWRON, and from pull high to pull low

11/24
No21: P48, To avoid leakage, delete R2638 0 ohm and add D2418
No22: P46, add R44X 750

11/25
No23: P44, To avoid SMI8 leakage, follow JM40 to do this circuit
No24: P14, reserve SMI8S 0 ohm: R396, R397, R398, R399

11/26
No25: P43, revise USB3.0 function table
power circuits JM30_20101125.dsn combined

11/28
No26: P18, modify No20, delete VGA_PWRON path and add PMS0
No27: P48, modify P19, add back uswp parts, and reserve 0 ohm test resistor for open door function, use S18 and S28 to distinguish them
No28: P17, delete VGA_CN pull high
No29: P46, Modify No3, add pull low, change 2M7002
No30: P33, Follow JM40, change R210 to PCH_RSMRST#_R instead of PCH_RSMRST#
No31: P46, Follow JM40, change R1404 pin location from R1498.2 to Q1401.1
No32: P46, change R399, D2435 combined
No33: P34, From JM50, for LVDS rise sequence, change R2102 from 1K to 10K, change C2100 from 0.047u to 0.47u

11/30
No34: P18, modify VGA sequence - using 2 NMOS
No35: P46, modify reset and shut down function - delete S18 and S28 optional

12/1
No36: Follow JM40 2nd source.
D2101, D2105 change to SCS00003H00
D2417, D2427, D2435 change to SC100001K00
C156, C1459, C1473, C1474, C1477, C1478, C1484, C1485, C1498, C1506, C1510, C1515, C1538, C1539,
C1540, C1541, C1566, C1567, C1568, C1569, C1577, C1578, C1579, C1580, C1603, C2466 change to SK000000K80

No37, P34, 46, add RM solution for DMIC_CLK, DMIC_DATA
power circuits JM30_20101128.dsn combined
No38: P46, From JM40, modify reset button
No39: P46, From JM40, change D2415 to SP000007010
No40: From JM40, due to common parts "AND", change U10, U11 to SA000000H00
No41: add VREG_CMO 0 ohm for power consumption management
new power circuits JM30_20101201.dsn combined again

12
No42: P46, Follow JM40add 3V_LAN MOS to separate 3VALM

date	Func.	No.	Page
12/8	BOM change description	No43 P33	Change SB050006R10 to SB05000J200 VRAM hynix 128*16 -> SA00003Y020 VRAM Samsung 64*16 -> value 0211 For DC power consumption and pwr sequence, change R2485 to 100K, R2490 to 200K, R2496 to 750K
12/9	design change	No45 P46	change CIV17 from # to SW
	BOM change	No46 P17	N12P-GV QS DeVID: 0x1050, 1. ROM_SCLK: pull up 5K ohm. 2. STRAP2: pull down 5K ohm. 3. ROM_S0: pull up 10K ohm. 4. STRAP3: pull down 5K ohm. 5. STRAP4: pull down 10K ohm. 6. STRAP_REF2, need to stuff with 40K ohm 1%. 7. PGOOD (pin #7) stuff 10K ohm.
	design change	No47 P33	STRAP0: as same as N12P-GS with 45K pull up. STRAP1: pull down 35K as N12P-GS
	should change later		P17 for VGA_CN pull high deleted, need to arrange RP instead R

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2009/08/10	Designed Date	2010/12/31
Title		SCHEMATIC_MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT WITHOUT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THE SHEET FOR THE INFORMATION CONTAINING MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Rev	DESCRIPTION	DATE	BY
D	4019BI		A
Issue	Tuesday, December 14, 2010	Page	57 of 57

www.s-manuals.com