

Wistron Confidential

MV

2008/05/15


REV :-1

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Karia			
Size A3	Document Number		Rev SH
KARIA - DISCRETE			
Date: Friday, May 16, 2008	Sheet 1	of	58

KARIA DESCRETE BLOCK DIAGRAM

Project code :
91.4V901.001
PCB P/N :
Revision : MV



SYSTEM DC/DC SC471AML	
INPUTS	OUTPUTS
B+	VGA_CORE 45

SYSTEM DC/DC TPS5116	
INPUTS	OUTPUTS
B+	+1.8V 7A 47
	+0.9V 1A


SYSTEM DC/DC TPS51120	
INPUTS	OUTPUTS
B+	+5VALW 7A +3VALW 6A 46

SYSTEM DC/DC SC412A	
INPUTS	OUTPUTS
B+	+1.5VS 3A 50 +1.05VM 13A 48

CHARGER BQ27470	
INPUTS	OUTPUTS
BATT_A BATT_B	BATT 18V 3.0A 5V 100mA 51

CPU DC/DC ISL6260A	
INPUTS	OUTPUTS
B+	+VCC_CORE 0.844~1.3V 44A 43

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	GND
L6:	VCC
L7:	Signal 4
L8:	Signal 5
L9:	GND
L10:	Signal 6



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Block Diagram**

Size A3 Document Number: **KARIA - DISCRETE** Rev: **SH**

Date: Friday, May 16, 2008 Sheet 2 of 58

- Discrete PV
03/11/08:
- Page 51 - Change R118 to 287K ohm from Vox information.
 - Page 43 - Change R582.2 to +3VALW from +3VS to power U89.39 (3V3)
 - Page 45 - Change R232 to NO INSTALL
 - Page 30 - Remove D48, connect signal directly to ADP_PRES, and uninstall R558
 - Page 27 - Reserve a 1u 0603 cap (NO INSTALL) on MC2_DISALBE (same as MC1_DISABLE)
 - Page 19 - Add a 0 ohm series on PLT_RST# at U113.4
 - Page 33 - Add a 0 ohm series on PM_PWROK_R at R175.2
 - Page 13 - Uninstall BGA_CRACK circuit: U115, U116, R740, R744, R801, & R802
 - Page 23 - Uninstall BGA_CRACK circuit: U117, U118, R803, R804, R805, & R806
 - Page 39 - Change R710 (SHDN_SEL) to 15K 1% to use Internal Diode for H/W critical shutdown
 - Page 57 - Add a discharging FET (gate connect to Q15.D) on 3.3V_DELAY at Q42.D
 - Page 25 - May require a discharging FET for +3VM_LAN at Q39.D
 - Page 32 - May need to change RGB q-switches power to +5VALW or +5VS (depending on wavy impact)
 - Page 51 - Change R97 to 33K from 1.27K
 - Page 41 - Change DAUGTH1 pin 52 and pin 54 to +5VS from +5VALW
 - Page 41 - Remove ICH_SMB_CLK/DATA from DAUGTH1 pin 32 and 34

<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Change Notes List		
Title Size A3	Document Number KARIA - DISCRETE	Rev SH
Date: Friday, May 16, 2008		Sheet 3 of 58

Voltage Rails

○ MEANS ON × MEANS OFF

power plane State	+BB LDO3 LDO5	+3VALW +5VALW	+1.8V +5V +0.9V	+5VS +3VS +1.8VS +1.5VS +VGA_CORE +CPU_CORE +VCCP	+3VM +1.05VM	CLOCK
S0	○	○	○	○	○	○
S3/M1	○	○	○	×	○	○
S3	○	○	○	×	○	○
S5 S4/AC	○	○	×	×	○	○
S5 S4/Battery only	○	×	×	×	×	×
S5 S4/AC & Battery don't exist	×	×	×	×	×	×

PCI Devices

EXTERNAL	IDSEL#	REQ/GNT#	PIRQ
Cardreader&1394	AD25	2	G,E

PCIE Devices

DEVICE	NUMBER	CHANNEL
UWB(no support)	1	1
WLAN	1	2
EXPRESS CARD	1	3
WWLAN	1	4
DOCKING	1	5
GIGA LAN	1	6


USB PORT	Device
0	USB1
1	Free
2	EX-P
3	WLAN
4	USB2
5	USB3
6	BLUETOOTH
7	WWAN
8	FignerPrint
9	Dock1
10	WEBCAM
11	DOCK2

Symbols	Description
DY/DUMMY	No install
1KR2J	Resistor 1K ohm ,Size 0402 ,5%
1KR3F	Resistor 1K ohm ,Size 0603 ,1%
GP	ROHS parts
NC	Pin no connect to anything
1U16V2ZY-2GP	Caps 1U ,Size 0402 Y5V
2D2U6D3V3MX	Caps 2.2U ,Size 0603 X5R


IRQ	Device
0	System Timer
1	Keyboard
2	N/A
3	Serial port (COM2) ,LAN/Modem
4	Serial port (COM1)
5	Audio/VGA
6	Floppy
7	Parallel port
8	System CMOS/Real-time clock
9	Microsoft ACPI
10	N/A,Modem,LAN
11	Mass storage control/PCI simple communication control
12	synactic PS2 port GlidePAD
13	Numeric Data Process
14	Primary IDE interface ,HDD
15	Secondary IDE interface ,CD-ROM
16	Mobile Intel Crestline Express Chipset Family Microsoft UAA Bus Drive for High Definition Audio Intel 82801H (ICH9 Family) PCI Express Root Port -27D0 Broadcom NetXtreme Gigabit Ethernet
17	Intel 82801H (ICH9 Family) PCI Express Root Port -27D2 Broadcom 802.11b/g WLAN Intel 82801H (ICH9 Family) USB Universal Host Control
18	Intel 82801H (ICH9 Family) USB Universal Host Control Richo R5C835 Integrates FlashMedia Control Richo R5C835 Gemcore based SmartCard Control
19	Intel 82801H (ICH9 Family) PCI Express Root Port -27D6 Intel 82801H (ICH9 Family) USB Universal Host Control
20	Intel 82801H (ICH9 Family) USB Universal Host Control Intel 82801H (ICH9 Family) USB2 Enhanced Host Control
21	Intel 82801H (ICH9 Family) USB Universal Host Control
22	SDA Standard Compliant SD Host Control
23	HP Mobile Data Protection Sensor

<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Karia List	
Title	
Size A3	Document Number
KARIA - DISCRETE	
Date: Friday, May 16, 2008	Sheet 4 of 58




4 WIRE PWM Fan Control circuit





- 1 TDI
- 2 TMS
- 3 TRST#
- 4 NC
- 5 TCK
- 6 NC
- 7 TDO
- 8 BCLK#
- 9 BCLK
- 10 GND
- 11 FBO
- 12 RESET#
- 13 BPM#5
- 14 GND
- 15 BPM#4
- 16 GND
- 17 BPM#3
- 18 GND
- 19 BPM#2
- 20 GND
- 21 BPM#1
- 22 GND
- 23 BPM#0
- 24 DBA#
- 25 DBR#
- 26 VCC
- 27 VCC
- 28 VCC

H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil

layout note : R7,R10 Pull near cpu



ITP Connector



<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (1 of 2)**


Size: Document Number: **KARIA - DISCRETE** Rev: **SH**

Date: Tuesday, May 20, 2008 Sheet 5 of 58


H_DINV#(3..0) <<>>H_DINV#(3..0) 8
 H_DSTBN#(3..0) <<>>H_DSTBN#(3..0) 8
 H_DSTBP#(3..0) <<>>H_DSTBP#(3..0) 8
 H_D#(63..0) <<>>H_D#(63..0) 8




Please these inside socket cavity on L8(North side Secondary)




Please these outside socket cavity on L8(North side Secondary)




US0D 4 OF 4




+VCC_CORE




Please these inside socket cavity on L8(South side Secondary)



Please these outside socket cavity on L8(South side Secondary)




Please these inside socket cavity on L8(North side Primary)




Please these outside socket cavity on L8(South side Secondary)

Please these inside socket cavity on L8(South side Primary)



layout note: "1D5V_VCCA_S0" as short as possible




Layout Note: Place as close as possible to the CPU VCCA pin.

Layout Note: VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note: Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.

Please these inside socket cavity on L8(North side Secondary)





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


CPU (3 of 3)

KARIA - DISCRETE

File: _____
 Size: _____ Document Number: _____ Rev: _____
 Date: Friday, May 16, 2008 Sheet 7 of 58



Place them near to the chip (< 0.5")



Pin	Label	Signal
F2	H_D#0	H_D#0
G8	H_D#1	H_D#1
F8	H_D#2	H_D#2
E6	H_D#3	H_D#3
G2	H_D#4	H_D#4
H6	H_D#5	H_D#5
H2	H_D#6	H_D#6
F6	H_D#7	H_D#7
D4	H_D#8	H_D#8
H3	H_D#9	H_D#9
M9	H_D#10	H_D#10
M11	H_D#11	H_D#11
J1	H_D#12	H_D#12
J2	H_D#13	H_D#13
N12	H_D#14	H_D#14
J6	H_D#15	H_D#15
P2	H_D#16	H_D#16
L2	H_D#17	H_D#17
R2	H_D#18	H_D#18
N8	H_D#19	H_D#19
L6	H_D#20	H_D#20
M5	H_D#21	H_D#21
J3	H_D#22	H_D#22
N2	H_D#23	H_D#23
R1	H_D#24	H_D#24
N6	H_D#25	H_D#25
N6	H_D#26	H_D#26
P13	H_D#27	H_D#27
N8	H_D#28	H_D#28
L7	H_D#29	H_D#29
N10	H_D#30	H_D#30
M3	H_D#31	H_D#31
Y3	H_D#32	H_D#32
AD14	H_D#33	H_D#33
Y6	H_D#34	H_D#34
Y10	H_D#35	H_D#35
Y12	H_D#36	H_D#36
Y14	H_D#37	H_D#37
Y7	H_D#38	H_D#38
W2	H_D#39	H_D#39
AA8	H_D#40	H_D#40
Y9	H_D#41	H_D#41
AA13	H_D#42	H_D#42
AA9	H_D#43	H_D#43
AA11	H_D#44	H_D#44
AD11	H_D#45	H_D#45
AD10	H_D#46	H_D#46
AD13	H_D#47	H_D#47
AE12	H_D#48	H_D#48
AE9	H_D#49	H_D#49
AA2	H_D#50	H_D#50
AD8	H_D#51	H_D#51
AA3	H_D#52	H_D#52
AD3	H_D#53	H_D#53
AD7	H_D#54	H_D#54
AE14	H_D#55	H_D#55
AF3	H_D#56	H_D#56
AC1	H_D#57	H_D#57
AE3	H_D#58	H_D#58
AC3	H_D#59	H_D#59
AE11	H_D#60	H_D#60
AE8	H_D#61	H_D#61
AG2	H_D#62	H_D#62
AD6	H_D#63	H_D#63

HOST

Pin	Label	Signal
A14	H_A#3	H_A#(35..3)
C15	H_A#4	H_A#(35..3)
F16	H_A#5	H_A#(35..3)
H13	H_A#6	H_A#(35..3)
C18	H_A#7	H_A#(35..3)
M16	H_A#8	H_A#(35..3)
J15	H_A#9	H_A#(35..3)
E16	H_A#10	H_A#(35..3)
R16	H_A#11	H_A#(35..3)
N17	H_A#12	H_A#(35..3)
M13	H_A#13	H_A#(35..3)
E17	H_A#14	H_A#(35..3)
P17	H_A#15	H_A#(35..3)
E17	H_A#16	H_A#(35..3)
G20	H_A#17	H_A#(35..3)
B19	H_A#18	H_A#(35..3)
J16	H_A#19	H_A#(35..3)
E20	H_A#20	H_A#(35..3)
H16	H_A#21	H_A#(35..3)
J20	H_A#22	H_A#(35..3)
L17	H_A#23	H_A#(35..3)
A17	H_A#24	H_A#(35..3)
B17	H_A#25	H_A#(35..3)
L16	H_A#26	H_A#(35..3)
C21	H_A#27	H_A#(35..3)
J17	H_A#28	H_A#(35..3)
J20	H_A#29	H_A#(35..3)
B18	H_A#30	H_A#(35..3)
K17	H_A#31	H_A#(35..3)
B20	H_A#32	H_A#(35..3)
F21	H_A#33	H_A#(35..3)
K21	H_A#34	H_A#(35..3)
L20	H_A#35	H_A#(35..3)

Pin	Label	Signal
H12	H_ADS#	H_ADS# 5
B16	H_ADSTB#	H_ADSTB#0 5
G17	H_ADSTB#	H_ADSTB#1 5
A9	H_BNR#	H_BNR# 5
E11	H_BPR#	H_BPR# 5
G12	H_BREQ#	H_BREQ# 5
B10	H_DEFER#	H_DEFER# 5
AH7	H_DBSY#	H_DBSY# 5
AH6	HPLL_CLK#	CLK_MCH_BCLK# 16
J11	H_DPWR#	H_DPWR# 6
E9	H_DRDY#	H_DRDY# 5
E12	H_HIT#	H_HIT# 5
H11	H_HITM#	H_HITM# 5
C9	H_LOCK#	H_LOCK# 5
C9	H_TRDY#	H_TRDY# 5

Pin	Label	Signal
J8	H_DINV#0	H_DINV#(3..0) 6
L3	H_DINV#1	H_DINV#(3..0) 6
Y13	H_DINV#2	H_DINV#(3..0) 6
Y1	H_DINV#3	H_DINV#(3..0) 6

Pin	Label	Signal
L10	H_DSTBN#0	H_DSTBN#(3..0) 6
M7	H_DSTBN#1	H_DSTBN#(3..0) 6
AA5	H_DSTBN#2	H_DSTBN#(3..0) 6
AE6	H_DSTBN#3	H_DSTBN#(3..0) 6

Pin	Label	Signal
L9	H_DSTBP#0	H_DSTBP#(3..0) 6
M8	H_DSTBP#1	H_DSTBP#(3..0) 6
AE5	H_DSTBP#2	H_DSTBP#(3..0) 6
AE5	H_DSTBP#3	H_DSTBP#(3..0) 6

Pin	Label	Signal
B15	H_REQ#0	H_REQ#(4..0) 5
K13	H_REQ#1	H_REQ#(4..0) 5
E13	H_REQ#2	H_REQ#(4..0) 5
L13	H_REQ#3	H_REQ#(4..0) 5
B14	H_REQ#4	H_REQ#(4..0) 5

Pin	Label	Signal
B6	H_RS#0	H_RS#[2..0] 5
F12	H_RS#1	H_RS#[2..0] 5
C8	H_RS#2	H_RS#[2..0] 5

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.



















Cantiga (1 of 6)


KARIA - DISCRETE

Date: Friday, May 16, 2008 Sheet 8 of 58

Place the 49D9 Ohm resistor within 500 mils (1.27 mm) of the (G)MCL. 49.9 OHM FN:64.49R95.6DL


Table with 3 columns: Configuration Name (e.g., CFG[2:0] FSB Freq select), Value (e.g., 000 = FSB 1067MHz), and Description/Notes.





緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		Cantiga (3 of 6)	
Size	Document Number	Rev	SH
KARIA - DISCRETE			
Date: Friday, May 16, 2008	Sheet 10 of 58		

+1.8V




VCC SM POWER



VCC GFX NCTF

VCC GFX


VCC SM LF



+1.05VM



R726 2VCC GMCH 35 0R0402-PAD



VCC CORE POWER


VCC NCTF

CANTIGA-GM-GP-U-NF



+1.8V

Place CAP where LVDS and DDR2 taps

FOR VCC SM



Place CAP on the Edge




CANTIGA-GM-GP-U-NF

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Cantiga (4 of 6)**

Size: Document Number: **KARIA - DISCRETE** Rev: SH

Date: Friday, May 16, 2008 Sheet 11 of 58





緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cantiga (5 of 6)			
Size	Document Number	Rev	SH
KARIA - DISCRETE			
Date: Tuesday, May 20, 2008	Sheet 12	of	58




R762
1 2
OR0402-PAD

Modification AJ6 to reserved Pin



緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		Cantiga (6 of 6)	
Size	Document Number	Rev	SH
KARIA - DISCRETE			
Date: Monday, May 19, 2008	Sheet 13	of 58	



REVERSE TYPE

NORMAL TYPE

Place near DM2


Place near DM1

High 4.0 mm





High 5.2mm

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
DDR2 Socket			
KARIA - DISCRETE		SH	
Date: Friday, May 16, 2008	Sheet 14 of 58		

PARALLEL TERMINATION



Decoupling Capacitor



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR2 Termination Resistor**


Size: Document Number

Date: Friday, May 16, 2008

Sheet 15 of 58

Rev SH

KARIA - DISCRETE



Follow Intel CS505


SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M

<Variant Name>




緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**
 Size: Document Number: **KARIA - DISCRETE** Rev: SH
 Date: Monday, May 19, 2008 Sheet 16 of 58




CRT



Layout Note : HSYNC & VSYNC SHOULD BE ROUTED TO DOCK CRT CONN., THEN TO SYSTEM CRT CONN.




Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CRT CONNECTOR	
Title Size A3 Date: Monday, May 19, 2008	Document Number KARIA - DISCRETE Sheet 17 of 58
Rev SH	






GNT#0 AND SPI_CS#1 HAVE A WEAK INTERNAL PULL UP

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC(Default)
A16 swap override strap		
PCI_GNT#3	low = A16 swap override enable high = default	



<-Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
ICH9-M (1 of 5)			
File	Document Number	Rev	SH
KARIA - DISCRETE			
Date: Monday, May 19, 2008	Sheet 19	of	58



integrated VccsUs1_05,VccsUs1_5,VccCl1_5	
INTVRMEN	High=Enable Low=Disable
integrated VccLan1_05VccCl1_05	
LAN100_SLP	High=Enable Low=Disable

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (2 of 5)**


Size: Document Number: **KARIA - DISCRETE** Rev: SH

Date: Monday, May 19, 2008 Sheet 20 of 58

5 OF 6



AA26	VSS	H5
AA27	VSS	J23
AA3	VSS	J26
AA6	VSS	J27
AB1	VSS	AC22
AA23	VSS	K28
AB28	VSS	K29
AB29	VSS	L13
AB4	VSS	L15
AB5	VSS	L2
AC17	VSS	L26
AC26	VSS	L27
AC27	VSS	L5
AC3	VSS	L7
AD1	VSS	M12
AD10	VSS	M13
AD12	VSS	M14
AD13	VSS	M15
AD14	VSS	M16
AD17	VSS	M17
AD18	VSS	M23
AD21	VSS	M28
AD28	VSS	M29
AD29	VSS	N11
AD4	VSS	N12
AD6	VSS	N13
AD6	VSS	N14
AD7	VSS	N15
AD9	VSS	N16
AE12	VSS	N17
AE13	VSS	N18
AE14	VSS	N26
AE16	VSS	N27
AE17	VSS	P12
AE2	VSS	P13
AE20	VSS	P14
AE24	VSS	P15
AE3	VSS	P16
AE4	VSS	P17
AE6	VSS	P2
AE9	VSS	P23
AF13	VSS	P28
AF16	VSS	P29
AF18	VSS	P4
AF22	VSS	P7
AH26	VSS	R11
AE26	VSS	R12
AE27	VSS	R13
AE5	VSS	R14
AF7	VSS	R15
AF9	VSS	R16
AG13	VSS	R17
AG16	VSS	R18
AG18	VSS	R28
AG20	VSS	T12
AG23	VSS	T13
AG3	VSS	T14
AG6	VSS	T15
AG9	VSS	T16
AH12	VSS	T17
AH14	VSS	T23
AH17	VSS	B26
AH19	VSS	U12
AH2	VSS	U13
AH22	VSS	U14
AH25	VSS	U15
AH28	VSS	U16
AH5	VSS	U17
AH8	VSS	AD23
AJ12	VSS	U26
AJ14	VSS	U27
AJ17	VSS	U3
AJ8	VSS	V1
B11	VSS	V13
B14	VSS	V15
B17	VSS	V23
B2	VSS	V28
B20	VSS	V29
B23	VSS	V4
B5	VSS	V5
B8	VSS	W26
C26	VSS	W27
C27	VSS	W3
E11	VSS	Y1
E14	VSS	Y28
F18	VSS	Y29
E2	VSS	Y4
F21	VSS	Y5
F24	VSS	AG28
E5	VSS	AH6
F3	VSS	AF2
F16	VSS	B25
F28	VSS	
F29	VSS	A1 ICH_GND1 TP76
G12	VSS	A2
G14	VSS	A28
G18	VSS	A29 ICH_GND2 TP71
G21	VSS	AH1
G24	VSS	AH29
G26	VSS	AJ1 ICH_GND3 TP75
G27	VSS	AJ2
G8	VSS	AJ28
H2	VSS	AJ29 ICH_GND4 TP72
H23	VSS	B1
H28	VSS	B29
H29	VSS	

NCTF PIN




Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

SMBUS




緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ICH9-M (5 of 5)			
Size	Document Number	Rev	
		KARIA - DISCRETE	
Date: Friday, May 16, 2008	Sheet 23	of	58


SATA HD Connector



ODD Connector







ACCELEROMETER



Must be placed in the center of the system

<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
HDD/ODD/ACCELEROMETER	
Title Size A3 Date: Friday, May 16, 2008	Document Number KARIA - DISCRETE Sheet 24 of 58
Rev	SH




Layout Note
Keep this R173 on top side
and route differentially

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



File: **Intel 82567 Boazman**

Size A3	Document Number	Rev SH
KARIA - DISCRETE		
Date: Friday, May 23, 2008	Sheet 25 of 58	



Note : MDO[3..0]+ signals should route to RJ45 first then to DOCK CONN .

LAN ENERGY DET




<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Magnetic & RJ45**

Size A3	Document Number	Rev SH
Date: Friday, May 16, 2008	Sheet 26 of 58	


Mini-Card--WWAN BOTTOM



Mini-Card--WLAN TOP



Sim-Card Connector



ACCELEROMETER moves to Page 24







C494 and C501 please close to SIM connector

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Mini-Card connectors**

Size A3	Document Number	Rev SH
KARIA - DISCRETE		
Date: Friday, May 23, 2008	Sheet 27	of 58



32Mb x 1




62.10076.011 & 62.10089.001
is SPI Socket part number


32M SPI
> 72.25325.A01 MXIC MX25L3205D
32M SPI
> 72.26321.A01 IC FEROM AT26DF321-SU, by Atmel

Keep traces of SPI as short as possible and keep trace spacing close to 7mils to any other signal (basically follow specs).


Debug port




TPM 1.2



Mini-PCIE Card LED control circuit









<Variant Name>



緯創資通 Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

KBC SMSC 1070		Rev SH
Size A3	Document Number	
KARIA - DISCRETE		
Date: Monday, May 19, 2008	Sheet 30	of 58



Docking CONN. 164 PIN


current rating 6A




MAX4596

IN	NO TO COM	COM TO NO
L	OFF	
H	ON	

Close to DOCKING CONN.






GPIO pin 23, 47 ?



Place MODEM1 near Docking connector

For TIP and Ring cut all layers




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Docking CONN**

Size A3	Document Number	Rev
	KARIA - DISCRETE	SH

Date: Friday, May 16, 2008 Sheet 32 of 58



- PM_PWROK TP63
- PWR_GD TP61
- M_PWROK TP60


<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **POK CKT**

Size A3	Document Number	KARIA - DISCRETE	Rev SH
Date: Friday, May 16, 2008	Sheet 33	of 58	


Adaptor in to generate DCBATOUT



MAIN BATTERY CONNECTOR



BAY BATTERY CONNECTOR




<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **DC & BATTERY CONN.**

Size A3 Document Number **KARIA - DISCRETE** Rev **SH**

Date: Friday, May 16, 2008 Sheet 34 of 58











Layout notes :
1394




-----GND
-----TPB0-
-----TPB0+
-----GND
-----TPA0-
-----TPA0+
-----GND



Layout notes :
external parts for
VREF, REXT and FIL0 as
close as possible to R5C833.



The shield GND is needed for SD_CLK (MDIO09).
Also, the wide-width (more than 0.02inch)
trace for MDIO09 should be used.




<Variant Name>





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

R5C835/1394/SD/Smart

File	Document Number	Rev
	KARIA - DISCRETE	SH
Date: Friday, May 16, 2008	Sheet 37	of 58




CAMERA-1





SYSTEM CAPACITY BOARD.

Vol up , Vol down , Mute , Presentation

FingerPrint







FingerPrint Conn.



For EMI


<Variant Name>

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Camera/W-COM			
Size A3	Document Number	KARIA - DISCRETE	
Date: Friday, May 16, 2008	Sheet 38	of	58
			Rev SH



<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ADT7473 Thermal Sensor	
Size A3	Document Number
KARIA - DISCRETE	
Date: Monday, May 26, 2008	Rev SH



0731 RF_Request

U9

LPC47N217-JV-GP




-Variant Name-

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






File: **LPC47N217**

Size A3	Document Number	Rev SH
	KARIA - DISCRETE	
Date: Monday, May 19, 2008	Sheet 40	of 58

Daughter Board Connector



Audio Connector



H10,H5 P/N: 34.4V908.001
 H27,H28 P/N: 34.4V909.001
 H9,H13 P/N:34.4V907.001
 H21 P/N:34.4V910.001


<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **AUDO/Daughter Connector**

Size A3	Document Number	Rev SH
KARIA - DISCRETE		
Date: Friday, May 23, 2008	Sheet 41 of	58


+1.05VM to +VCCP Transfer




+3VALW to +3VM Transfer




+3VALW to +3VS Transfer




+3VALW to +3VM_WOL





+5VALW to +5VS Transfer



Discharge circuit-2 for V-M




Discharge circuit-1



PM_SLP_M#	LAN_WOL_EN	+3VM_WOL	+3VM	SYSTEM STATE
0	0	0V	0V	Moff / No WOL
0	1	3.3V	0V	Legacy WOL/ Moff
1	0	3.3V	3.3V	M1
1	1	3.3V	3.3V	M1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **ISL6266A CPU CORE(1/2)**

Size A3	Document Number	Rev
KARIA - DISCRETE		SH
Date: Friday, May 16, 2008	Sheet 43 of 58	



84.08692.037 FDMS8692
 Power PAK Id=10.5A Qg=8~11nC
 Rdson=10.5~14mΩ

1026
 Use ZZ.COMBO.001
 as Footprint



Change L21 to 68.R3610.20A for Main Source


CYNTEC 0.36uH
 Idc=30A 10*11.5*4
 DCR=1.05mOhm

84.08670.036 FDMS8670AS
 POWERPAK Id=17.9A
 Qg=20~28nC Rdson=3.6~4.7mΩ

Panasonic 330uF 2V
 ESR=9mΩ
 Tripple=3A

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
ISL6266A CPU CORE(2/2)			
Title	Document Number		Rev
Size A3	KARIA - DISCRETE		SH
Date: Monday, May 19, 2008	Sheet 44	of	58



VGA_CORE TABLE

G1, G0	Vout Equation	R1 (R586)	R2 (R601)	R3 (R258+R262)	R4 (R595+R602)	Vout
(0,0)	$0.75 \cdot (1+R1/R2+R1/R3+R1/R4)$	1K	100K	4.98K	3.82K	1.104V
(0,1)	$0.75 \cdot (1+R1/R2+R1/R4)$	1K	100K		3.08K	1.001V
(1,0)	$0.75 \cdot (1+R1/R2+R1/R3)$	1K	100K	4.98K		0.908V
(1,1)	$0.75 \cdot (1+R1/R2)$	1K	100K			0.758V

84.08692.037 FDMS8692
Power PAK Id=10.5A
Qg=8-11nC R_{dson}=10.5~14mΩ

CYNTEC 0.82uH
Idc=13A 6.5*6.9*3
DCR=6.7m Ohm

VGA_CORE
I_{omax}=16A
OCP<19.5A

84.08670.036 FDMS8670AS
POWERPAK Id=17.9A
Qg=20~28nC
R_{dson}=3.6~4.7mΩ

Panasonic 470uF 2.5V
ESR=9mOhm
Iripple=3.725A


1026
Use 84.01412.037
as Footprint

Removed these GAP
by Power's Request

Removed these GAP
by Power's Request

<Variant Name>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
SC471A VGA CORE		
Size B	Document Number	Rev
KARIA - DISCRETE		SH
Date: Friday, May 16, 2008	Sheet 45 of	58



84.04800.D37
SI4800BDY S08 Id=7A
Qg=8.7~13nC Rdsn=23~30mΩ

84.04812.A37 SI4812BDY
S08 Id=7.7A Qg=8.5~13nC
Rdsn=16.5~21mΩ

84.04800.D37
SI4800BDY S08 Id=7A
Qg=8.7~13nC Rdsn=23~30mΩ

84.04812.A37 SI4812BDY
S08 Id=7.7A Qg=8.5~13nC
Rdsn=16.5~21mΩ

5V_PWR
Iomax=7A
OCP>10.5A

3D3V_PWR
Iomax=6A
OCP>10.5A

NEC 220uF, 6.3V
ESR=15mΩ
Iripple=2.887A

Sanyo 220uF 6.3V
ESR=25mΩ
Iripple=2.4A

CYNTec 3.3uH
Idc=6A 6.5*6.9*3
DCR=28mΩ

CYNTec 2.2uH
Idc=8A 6.5*6.9*3
DCR=18mΩ

For TPS51120,
Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.


	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP /FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 580k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	Adjustable output (connect to the resistor divider)			5V Fixed Output
VFB2				3.3V Fixed Output
EN1, EN2	Switcher OFF		Switchr ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on (EN3 only)

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

TPA51120 +5VALW +3VALW	
Size A3	Document Number
KARIA - DISCRETE	
Date: Tuesday, May 20, 2008	Sheet 46 of 58

TI TPS51116 for 1D8V and 0D9V



add 53mv in 1.8V

+1.8V_RUN_P
GAP-CLOSE-PWR

84.07636.037 SI7636DP
Id=25A Qg=32~50nC
Rdson=4~4.8mΩ

SI7686, Power PAK SO-8
Id=35A, Qg=9.2~14nC
Rdson=11~14mohm

CYNTEC 0.82uH
Idc=13A 6.5*6.9*3
DCR=6.7mOhm

Kemet 330uF
2.5V ESR=9mΩ
Iripple=3.7A

0D9V
Iomax=1A

+1.8V_RUN_P
Iomax=13A
OCP>16.5A

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51116 1D8V/0D9V**

Size A3 Document Number **KARIA - DISCRETE** Rev **SH**

Date: Friday, May 16, 2008 Sheet 47 of 58




<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title
SC412A +1.05VM

Size A3	Document Number KARIA - DISCRETE	Rev SH
------------	--	------------------


Date: Friday, May 16, 2008 Sheet 48 of 58




ACN norm control from charger IC pin 8




$I_d = 6.3A$
 $Q_g = 6 \sim 9nC$,
 $R_{dson} = 23 \sim 29m\Omega$



$I_d = 8.6A$
 $Q_g = 12 \sim 16nC$,
 $R_{dson} = 13 \sim 16.5m\Omega$



1D5V_S0
 $I_{max} = 3A$
 $OCP > 6A$



CYNTec 4.7uH
 $I_{dc} = 5.5A$ 7.3*6.6*3
 $DCR = 37m\Omega$

Sanyo 150uF 4V
 $ESR = 35m\Omega$
 $I_{ripple} = 1.4A$


<Variant Name>










緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **SC412A +1.5VS**

Size A3	Document Number	Rev SH
Date: Friday, May 16, 2008	Sheet 50 of 58	

KARIA - DISCRETE












<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Power Block Diagram		
Size A3	Document Number KARIA - DISCRETE	Rev SH
Date: Friday, May 16, 2008	Sheet 53 of	58




緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
M82-S (1/4) PCIE			
Title	Document Number	Rev	
A3	KARIA - DISCRETE	SH	
Date: Monday, May 19, 2008	Sheet 54	of 58	

CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

0 = DON'T INSTALL RES
1 = INSTALL 10K RES
NA = NOT APPLICABLE






STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M82-SCE
TX_PWR5_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	1
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MIXED OUT	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M8x)	1
BIF_GEN2_EN_A	GPIO5	ALLOW EITHER PCIe 2.5GT/s OR 5GT/s OPERATION	1
ROM ID CFG(3:0)	GPIO[13:11.9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X X
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA
VIP_DEVICE_STRAP_ENA	VSYN	IGNORE VIP DEVICE STRAPS	0
BIF_VGA_DIS	PSYN	VGA ENABLED	0
BIF_HDMI_EN	HSYN	HDMI ENABLE	1



VRAM Configuration	Install Resistors	
Samsung 16x32MB	R134, R125, R119, R114	<-- Default
Samsung 32x32MB	R131, R121, R119, R114	
Qimonda 16x32MB	R134, R125, R119, R113	
Qimonda 32x32MB	R131, R121, R119, R113	



Aperture Config	M82SCE PIN	Strapping Resistor	64MB VRAM	128MB VRAM	256MB VRAM
CONFIG 0	GPIO_11	R597	0	0	1
CONFIG 1	GPIO_12	R831	1	0	0
CONFIG 2	GPIO_13	R832	0	0	0
CONFIG 3	GPIO_9	TP88	X	X	X



Wistron Corporation
21F, 8B, Sec.1, Han Tsai Wu Rd., Hsichih, Taipei Hsien 111, Taiwan, R.O.C.




M82-S (2/4) I/O

Size: Custom Document Number: **KARIA - DISCRETE** Rev: SH

Date: Monday, May 19, 2008 Sheet: 55 of 58

DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



FOR DUAL RANK CONNECTIONS USE THE CSx_B_1 CHIP SELECT PINS






<Variant Name>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **M82-S (3/4) VRAM Interface**

Size A3 Document Number **KARIA - DISCRETE** Rev **SH**

Date: Friday, May 16, 2008 Sheet 56 of 58



LPVSS, VSS, MEMCLK_1, VSS, MEMCLK_0, DPLL_PVSS, PCIE_PVSS, MPVSS, A2VSSQ, AVSSQ, VSSDI, TPVSS

THESE GND NETS HAVE TO PLACE ALL DECOUPLING CAPS CLOSE TO THE ASIC AND RUN DEDICATED TRACES FROM ASIC PINS TO JOIN THE GROUND PLANE WITH ONE VIA AT THE CAP


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

M82-S (4/4) POWER

KARIA - DISCRETE

Rev SH

Date: Friday, May 16, 2008 Sheet 57 of 58



緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

VRAM

Title	KARIA - DISCRETE		Rev	SH
Size	Document Number		Date: Friday, May 16, 2008	
A3			Sheet	58 of 58